



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/554,106	08/28/2006	Hiroya Kobayashi	46884-5433 (217376)	6587
55694	7590	10/14/2011	EXAMINER	
DRINKER BIDDLE & REATH (DC) 1500 K STREET, N.W. SUITE 1100 WASHINGTON, DC 20005-1209				AGGARWAL, YOGESH K
2622		ART UNIT		PAPER NUMBER
			NOTIFICATION DATE	
			DELIVERY MODE	
			10/14/2011	
			ELECTRONIC	

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

DBRIPDocket@dbr.com  
penelope.mongelluzzo@dbr.com

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	10/554,106	KOBAYASHI ET AL.
	<b>Examiner</b>	<b>Art Unit</b>
	YOGESH AGGARWAL	2622

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) Responsive to communication(s) filed on 12 July 2011.
- 2a) This action is **FINAL**.                    2b) This action is non-final.
- 3) An election was made by the applicant in response to a restriction requirement set forth during the interview on \_\_\_\_\_; the restriction requirement and election have been incorporated into this action.
- 4) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 5) Claim(s) 1,2,4 and 5 is/are pending in the application.
  - 5a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 6) Claim(s) \_\_\_\_\_ is/are allowed.
- 7) Claim(s) 1,2,4 and 5 is/are rejected.
- 8) Claim(s) \_\_\_\_\_ is/are objected to.
- 9) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 10) The specification is objected to by the Examiner.
- 11) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.
 

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 12) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) All    b) Some \* c) None of:
    1. Certified copies of the priority documents have been received.
    2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____ .
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date _____ .	6) <input type="checkbox"/> Other: _____ .

***Response to Arguments***

1. Applicant's arguments with respect to claims 1, 2, 4 and 5 have been considered but are moot in view of the new ground(s) of rejection.

***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 2 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weale (US Patent # 6,049,470) in view of Takagi et al. (US Patent # 6,795,120).

[Claim 1]

Weale teaches a solid-state imaging apparatus (figures 1 and 2) comprising:

a solid-state imaging element, having an energy ray sensitive portion (CCD imaging sensor has an energy ray sensitive portion as shown sense "N" in order to convert image signals into light, col. 2 lines 39-47 col. 3 lines 1-6, col. 3 lines 55-67) ;

a signal processing circuit (MOS transistor, bipolar transistor "Q" and load resistor "R") , processing signals output from said solid-state imaging element (CCD outputs charge packets readout in sequence, see col. 4 lines 10-18) and including a load resistor (chip resistor R) electrically connected to an output terminal of the solid- state imaging element (See figure 2 wherein the CCD "S" is connected to the resistor "R" via gold bonding wire "G", col. 3 lines 28-33) and

a package (case "C" in figure 2), housing the solid-state imaging element and the signal processing circuit, wherein the load resistor (chip resistor R) and the output terminal of the solid-state imaging element are electrically and directly connected via a bonding wire (See figure 2 wherein the CCD "S" is directly connected to the resistor "R" via gold bonding wire "G", col. 3 lines 28-33)

Weale fails to teach a hollow portion that extends in a predetermined direction of the package, and a mounting portion that protrudes into the hollow portion and includes a first planar portion and a second planar portion formed stepped with respect to the first planar portion and the solid state imaging element disposed on the first planar portion of the mounting portion and the signal processing circuit disposed on the second planar portion and is positioned alongside the solid-state imaging element when viewed from a direction perpendicular to the planar portion at which the solid-state imaging element is positioned.

However Takagi denotes a hollow portion (portion around the lens 13 as shown in figure 6) that extends in a predetermined direction of the package (hollow portion extends in a predetermined direction), and a mounting portion (circuit board 1) that protrudes into the hollow portion and includes a first planar portion (portion on which solid state device 3 is mounted) and a second planar portion formed stepped with respect to the first planar portion (chips 6 are mounted on a second planar portion) and the solid state imaging element (3) disposed on the first planar portion of the mounting portion and the signal processing circuit (6) disposed on the second planar portion (see figure 6) and is positioned alongside the solid-state imaging element when viewed from a direction perpendicular to the planar portion at which the solid-state imaging element is positioned (figure 6 clearly shows that solid state imaging element 3 and

peripheral IC chips are positioned alongside each other when viewed from a direction perpendicular to the planar portion).

Therefore taking the combined teachings of Weale and Takagi, it would be obvious to one skilled in the art at the time of the invention to have been motivated to have a hollow portion that extends in a predetermined direction of the package, and a mounting that protrudes into the hollow portion and includes a first planar portion and a second planar portion formed stepped with respect to the first planar portion and the solid state imaging element disposed on the first planar portion of the mounting portion and the signal processing circuit disposed on the second planar portion and is positioned alongside the solid-state imaging element when viewed from a direction perpendicular to the planar portion at which the solid-state imaging element is positioned as taught in Takagi to be used in the system of Weale in order for the image processing circuit and the solid state sensor to be assembled into a smaller space on different planes side by side which leads to miniaturization of the overall circuit and therefore less costly.

[Claim 2]

Weale teaches a solid-state imaging apparatus (figures 1 and 2) comprising:

a solid-state imaging element, having an energy ray sensitive portion (CCD imaging sensor has an energy ray sensitive portion as shown sense "N" in order to convert image signals into light, col. 2 lines 39-47 col. 3 lines 1-6, col. 3 lines 55-67) ;

a signal processing circuit (MOS transistor, bipolar transistor "Q" and load resistor "R") , processing signals output from said solid-state imaging element (CCD outputs charge packets readout in sequence, see col. 4 lines 10-18) and including a load resistor (chip resistor R) electrically connected to an output terminal of the solid- state imaging element (See figure 2

wherein the CCD "S" is connected to the resistor "R" via gold bonding wire "G", col. 3 lines 28-33) and

a package (case "C" in figure 2), housing the solid-state imaging element and the signal processing circuit (See figure 2 wherein the CCD "S" and the resistor "R" and the bipolar transistor are encased in case "C") and wherein the load resistor and the output terminal of the solid-state imaging element are electrically and directly connected via a bonding wire (See figure 2 wherein the CCD "S" is directly connected to the resistor "R" via gold bonding wire "G", col. 3 lines 28-33),

Weale fails to teach a hollow portion that extends in a predetermined direction of the package, and a mounting portion that protrudes into the hollow portion and includes a first planar portion and a second planar portion formed stepped with respect to the first planar portion and the solid state imaging element disposed on the first planar portion of the mounting portion and the signal processing circuit disposed on the second planar portion and is positioned alongside the solid-state imaging element when viewed from a direction perpendicular to the planar portion at which the solid-state imaging element is positioned.

However Takagi denotes a hollow portion (portion around the lens 13 as shown in figure 6) that extends in a predetermined direction of the package (hollow portion extends in a predetermined direction), and a mounting portion (circuit board 1) that protrudes into the hollow portion and includes a first planar portion (portion on which solid state device 3 is mounted) and a second planar portion formed stepped with respect to the first planar portion (chips 6 are mounted on a second planar portion) and the solid state imaging element (3) disposed on the first planar portion of the mounting portion and the signal processing circuit (6) disposed on the

second planar portion (see figure 6) and is positioned alongside the solid-state imaging element when viewed from a direction perpendicular to the planar portion at which the solid-state imaging element is positioned (figure 6 clearly shows that solid state imaging element 3 and peripheral IC chips are positioned alongside each other when viewed from a direction perpendicular to the planar portion).

Therefore taking the combined teachings of Weale and Takagi, it would be obvious to one skilled in the art at the time of the invention to have been motivated to have a hollow portion that extends in a predetermined direction of the package, and a mounting that protrudes into the hollow portion and includes a first planar portion and a second planar portion formed stepped with respect to the first planar portion and the solid state imaging element disposed on the first planar portion of the mounting portion and the signal processing circuit disposed on the second planar portion and is positioned alongside the solid-state imaging element when viewed from a direction perpendicular to the planar portion at which the solid-state imaging element is positioned as taught in Takagi to be used in the system of Weale in order for the image processing circuit and the solid state sensor to be assembled into a smaller space on different planes side by side which leads to miniaturization of the overall circuit and therefore less costly.

[Claim 5]

Weale in view of Takagi teach all the limitations of claims 1 or 2. However Weale further teaches wherein the signal processing circuit further includes a field-effect transistor (MOS) making up a source follower circuit with the load resistor (col. 3 lines 1-6, col. 3 lines 44-48).

4. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Weale (US Patent # 6,049,470), Takagi et al. (US Patent # 6,795,120) and in further view of Throngnumchai et al. (US Patent # 5,705,807).

[Claim 4]

Weale in view of Takagi teach all the limitations of claims 1 or 2. However Weale further teaches wherein the signal processing circuit comprises a load resistor one end of which the load resistor is electrically connected to an output terminal of the solid-state imaging element and the other end of the load resistor is grounded (see figure 2 and col. 3 lines 15-27); and wherein the signal processing circuit further includes an amplifier, having a bipolar transistor (Q, col. 4 lines 19-20) that is electrically connected to the output terminal of the solid-state imaging element (see figure 2).

Weale in view of Takagi fail to teach wherein the signal processing circuit further includes a buffer amplifier.

However Throngnumchai teaches in figure 45 a photodiode 31 and a buffer amplifier (32), having a bipolar transistor (M1 or M2) that is electrically connected to the output terminal of the solid-state imaging element 31 (col. 29 lines 19-48, figure 45).

Therefore taking the combined teachings of Weale, Takagi and Throngnumchai, it would be obvious to one skilled in the art at the time of the invention to have been motivated to have a buffer amplifier so that the analog output signals are amplified in a comparatively noise-free environment inside the integrated package.

***Conclusion***

1. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to YOGESH AGGARWAL whose telephone number is (571)272-7360. The examiner can normally be reached on M-F 9:00AM-5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sinh Tran can be reached on (571)-272-7564. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Yogesh K Aggarwal/  
Primary Examiner, Art Unit 2622